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I. INTRODUCTION
A. BACKGROUND
This project is one of a series of research projects
undertaken by the Naval Postgraduate School (NPS) Satellite
Communications Laboratory concerning Navy UHF Satellite
Communications. In March of 1977, this laboratory received
funding from PME 106—1 of the Naval Electronic Systems
Command (NAVELEX) to develop, design and construct a Sat-
ellite Communication (SATCOM) Signal Analyzer at NPS. The
purpose of the SATCOM Signal Analyzer is to provide high
speed spectrum analysis of the Navy UHF communication
satellite transponders while in orbit.
B. SPECIFIC GOALS
The specific goals in the development of this system
are: (1) to provide all necessary equipment to make real-
time measurements at NPS; (2) develop satellite signal
analysis techniques; (3) to provide equipment design for use
in a follow-on version of the Fleet Satellite Monitoring
System (FSM) presently in use at the Naval Communication
Stations to monitor the GAPFILLER and FLTSAT satellites.
C. SCOPE OF THIS REPORT
Figure 1 is a simplified block diagram of the SATCOM
Signal Analyzer System. This report documents the design
and construction of the interface between the Data Acquisi-
tion Unit (DAU) and the Floating Point Systems AP-120B Array
Processor, shown as a dashed line.
D. SATELLITE SIGNAL ANALYZER
The SATCOM Signal Analyzer has been constructed around
an INTERDATA 7/32 minicomputer system, which provides all
the necessary control for most of the equipment in the
system. High speed signal processing of data acquired,
analog-to-digital converted and buffered in the Data Ac-
quisition Unit is provided by the AP-120B Array Processor,
as a peripheral device to the INTERDATA 7/3 2. Additional
peripherals are provided for display, control, and software
support as shown in Figure 1.
It is recommended that references /""1_7 and /
—
2 7 be
digested by the reader to ascertain initial design concepts























































The design goals for the SATCOM Signal Analyzer have been
ordered in two major phases. Phase I produced an operational
signal analyzer, including a working Data Acquisition Unit
(DAU) integrated into the installed system. The first phase
is presented in /""\J and /~2_7- Phase II is intended to
optimize the system performance within the constraints of
the present devices. Phase II involves modifications of the
DAU to allow a direct interface with the AP-120B. This means
data previously acquired and buffered in the DAU, then passed
to the 7/32, then to the AP-120B for processing will now be
sent directly to the AP-120B resulting in a considerable
savings of system overhead. This will also allow the INTER-
DATA 7/3 2 to perform more control functions and greatly in-
crease system throughput rates.
12
III. AP/IOP-16 CHARACTERISTICS
The Array Processor, AP-120B, has an input/output port
(IOP) that provides for a hardware interface design connec-
tion to an external device, i.e. the DAU. The internal I/O
registers and Direct Memory Access (DMA) converse with an
external device via the IOP. The IOP appears to the DAU, or
any external device, as a data bus 16 bits wide, an address
bus 20 bits wide, and control lines / 3_/, see Figure 2.
The IOP uses a separate DMA priority level compared to
that of the AP-120B processor and the host interface INTER-
DATA 7/32. This implies that while the AP-120B is accessing
memory, the IOP and 7/32 can perform time multiplexed cycle
stealing. The memory controller of the AP-120B grants the
priority of requests as follows: 7/32 highest, IOP next,
AP-120B processor last. Thus, cycles stolen by the 7/32 and
IOP are transparent to an executing AP-120B program.
The IOP is comprised of four DMA registers and a data
register organized around the Host Data (HD) bus, see
Figure 2. All data going from/to the DAU to/from the IOP
passes through this HD bus. Note that data from the AP-120B
memory to the IOP data register passes through the main data
(MD) bus. Data from the IOP to AP-120B memory goes over the
main data input (MDI) bus. Data and DMA control words pass
from the AP internal registers to the IOP DMA control regis-
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supplied to the AP main data memory over the memory address
(MA) bus. Note that there is a direct path from the Exter-
nal Device Address Register (HMA2) to the external address
bus. An important point to remember is that while the 7/32
and the IOP have a common access to the AP-12J3B I/O and MD
buses, the two interfaces cannot directly communicate. In-
tercommunication must be effected by executing AP-120B pro-
grams / 3_7«
Utilizing the four DMA control registers, the IOP re-
gulates block transfers to/from the DAU. The External
Device Address Register (HMA2) maintains the address of the
peripheral device or memory for the source/destination of
the transferred data. The Word Count register (WC2) counts
the number of data words in the DMA process. When WC2
hits zero the DMA transfer stops. Hardware prevents WC2
from counting past zero. The AP-120B Memory Address Register
(APMA2) points to consecutive locations in Main Data memory
during the DMA transfer. The DMA Control Register (CTL2)
controls the direction, mode of transfer, and provides status
information pertaining to the transfer. HMA2 , WC2, APMA2
,
and CTL2 are all 16 bits wide. A precise functional des-
cription of the CTL2 bits is provided in /~3_7.
While either the external device, DAU in this case, or
the AP-120B can initiate DMA transfers, this design utilizes
only DMA transfers initiated from the AP-120B. The IOP DMA
control registers are accessed by the AP as devices on the
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AP internal I/O bus. The AP selects a particular register
and loads its address into the Device Address (DA) register.
Then when the DA register is set the AP can load the se-
lected register. Note that single word DMA transfers are
made by setting WC2=000001.
The rate at which the IOP can DMA transfer words over
the external bus depends on the speed of Main Data (MD)
Memory. The maximum rate is one 16-bit word/667ns or 1.5
MHz. It is possible for Host interference to cause a delay
of up to 500ns on an individual cycle. Note that since the
Host has a higher priority level to access MD memory, it
could conceivably lock out the IOP. However, the 7/3 2 can
transfer at a rate of 1MHz only if it is performing no other
operations. Thus the IOP should be able to access MD memory
during simultaneous transfers.
The IOP provides 16 data lines, 20 address lines, and
three control signals to the DAU. These signal names and
their functions are listed in Table 1.
The device that initiates the DMA transfer assumes the
driver role. The driver places the appropriate address on
the address lines, enables data onto the data lines, puts
BUSC in the proper state. After allowing a specified time
for data and address lines to settle, the driver asserts
BUSM to initiate the transfer. Having performed the task
as directed, the driven device responds with BUSYN. The
driver then removes BUSM upon receiving BUSYN, and after
16
TABLE I










16 data transfer lines
20 external device address lines.
Used by the driving device to select
a register in the driven device.
Note BUSA 00 is always zero (high)
.
BUSMASTER. Driving device syn-
chronization strobe. Initiates
data transfer in the driven device.
BUSYNCHRONIZER. Drive device syn-
chronization strobe. Indicates to
the driving device that the driven
device has either accepted data or
has data ready for the driver to
accept
.
BUS CONTROL signal. Used by the
driving device to select the dir-
ection of transfer. Low ("1") se-
lects driver to driven device. High
("0") selects driven to driver.
Note: With respect to this report, at all times the IOP is
the driving device and the DAU is the driven device.
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allowing for propagation delay in the cable, releases the
data and address lines. When the driven device receives
false BUSM (low) , it removes BUSYN and the cycle is ready
to start again.
For the purposes of this report, the IOP will assume
the driver role during all DMA transfers. A diagram of the
timing relationships among bus signals is shown in Figure 3.
A cycle begins with the IOP driving the address and data
lines to a desired state and forcing BUSC true (low on the
bus), for transfer from IOP to DAU. After a delay of 100ns
(minimum) to allow address and data to propagate and sta-
bilize, the IOP drives BUSM true (low on the bus) . If the
DAU was prepared to accept the data, it would strobe the
data into the addressed register and drive BUSYN true (low
on the bus) . A maximum of 100ns after the IOP receives BUSYN
true, it removes BUSM, i.e. makes it false (high on the bus).
The address lines are held true a minimum of 100ns after BUSM
goes false to insure against a change while BUSM is still
true. The IOP considers the cycle over when it removes the
address lines. The external device should remove BUSYN no
later than 200ns after BUSM goes false to prevent interfacing
with the next cycle. BUSM will go true again a minimum of
300ns after it goes false. The actual time depends on the
number of cycles stolen by Host from AP-120B MD memory.
Note that the cycle time is actually dependent on the
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This dependency allows DMA transfers to take place at the
driven device speed. A time-out circuit is provided in the
IOP to prevent "hanging" the IOP forever if the external
device fails to respond due to an error /""3_/. The factory
installed time-out is 20 microseconds. If no response is
seen within that time, the entire DMA process is terminated.
This time-out may be lengthened or disabled by adjusting the
resistor-capacitor timing on chip A-19 of board 237. The
resistor, R^ should be kept in the range 5kft<R<50kft. De-
fining TW as pulse width, the equation TW = (0,32) (R_ • C_ vm )
(1 + 0.7/R-) applies for chip A-19 (74123) where 0.32 is a
constant, R_ = kfi (total) , C^^- = picofarad. As of this
1 hi a 1
report, 1^, = 39kft and C_„_ = 33 microfarads resulting in a
pulse width TW of 500 miliseconds.
The timing diagram for a DMA transfer from the external
device to the IOP under IOP control is shown in Figure 4.
First the IOP drives address data onto the bus. BUSC is
left false (high on the bus) to indicate the transfer is
from the external device to the DAU. A minimum of 100ns
after the address is driven, BUSM goes true (low on the bus)
.
Upon receiving BUSM true, the external device should drive
data onto the bus and return BUSYN, all within 0.5s from
the assertion of BUSM. When the IOP receives BUSYN true,
the IOP will wait a minimum of 250ns to allow the data to
propagate and settle, before strobing it into the DATA2
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and a minimum of 100ns later remove tne address data from
the bus. The external device should remove BUSYN and tne
data no later than 200ns after BUSM goes false. The IOP
will drive BUSM true (low on the bus) again no sooner than
300ns after it went false.
To assist the reader and system user, a summary of AP/
IOP signals and their active states at different DAU system
locations is provided in Table II.
All of the external bus signals are open collector bi-
directional lines. A signal is considered true when in the
low state on the bus. The method recommended by Floating
Point Systems for interfacing is shown in Figure 5. The
drivers are 7438 open-collector buffers. The receivers are
8640 bus receivers. One line input to each driver-receiver
pair is connected to BUSC or BUSC to appropriately enable
or disable the chip for directional control of data flow.
Appendix D contains a wiring pin-out list for the back-
plane of the AP. Data is carried to the external device via
a Ribbon cable. Figure 6 shows a representation of the AP
backplane as viewed from the back of tne AP . Note there
are two input terminals INI and IN2 and two output terminals
OUTl and 0UT2 referenced witn respect to the AP. Since the
SATCOM LAB has only one IOP-16, terminals INI and OUT 1 are
used. The terminal block referenced on Figure 6 is placed




SUMMARY OF AP/IOP SIGNALS AND THEIR
STATE AT DIFFERENT DAU SYSTEM LOCATIONS
ON INSIDE
INSIDE AP* BUS CABLE DAU**
BUSC H=+5=T=1 L=GND=T=0 H=+5=T=1
L=GND=F=0 H=+5=F=1 L=GND=F=0
BUSM H=+5=T=1 L=GND=T=0 H=+5=T=1
L=GND=G=0 H=+5=F=1 L=GND=F=0
BUSYN H=+5=T=1 L=GND=T=0 H=+5=T=1
L=GND=F=j2f H=+5=F=1 L=GND=F=j2f
BUSD H/L=+5/GND=l/j2f H/L=+5/GND=0/l H/L=+5/GND=l/0
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OUT 1 •TERMINATOR BLOCK-





The letters on the backplane diagram, Figure 7, corres-
pond to a wiring list internal to the AP /""3_/. For con-
venience, the INI terminal connector can be thought of as
an 80 pin connector, even numbers on the top and odd on the
bottom as shown in Figure 8. Note that the connector in the
back of the DAU where the ribbon cable attaches is an 8 6
pin connector. A plug is placed in pin hole 81-82 for com-
pensation to insure proper connection. Inspection of the
ribbon cable reveals an insert at pin locations 37-45 to fit
the AP backplane. This means pins 37-45 must not be used in




















































































Originally the DAU was setup ana controlled solely by
the INTERDATA 7/32. The 7/32 passed addresses via COT lines
and data via DOT lines to boards 8 and 10, Figures 9 and 10
respectively. This data was passed via backplane connectors
two (2) and three (3) from the 7/32. The five key internal
registers of the DAU: (1) range, (2) frequency, (3) address,
(4) word count, and (5) control, were set up by data passed
from the 7/32. The internal buffer memory was addressed
only from the DAU address register (3) . Consequently as
data was acquired and then read out, the address register (3)
was reset to zero to insure the first point acquired was the
first point readout. The Word Count register (4) was set
initially for acquisition and then reset when reading out
to insure all the data was read. The control register (5)
was set as desired to high speed acquisition, low speed
acquisition, read, etc. Note that the sample rate was
first set in registers (1) and (2) and remains until changed.
B. MODIFICATION OBJECTIVES
The modification objectives of this report consist of
using the AP-12j2fB , s IOP-16 interface as a smart device to
set up and control the internal device registers. So, uti-
lizing the IOP-16 under program control of the AP makes it,




that can be passed from the 7/32.
Conceptually, to minimize lost processing time in the
AP-120B, a program using AP Assembly Language can start
the DAU into an acquisition mode and continue to process
data already stored in the AP main data memory from a pre-
vious acquisition. At the same time, the IOP-16 having
started the DAU into an acquisition mode, will wait for an
end of acquisition signal from the DAU, i.e. word count
equals zero in the Block Mode read. Then the most recently
acquired data will be stored in AP main data memory in a
non-processing block location via DMA transfer. When the
AP has finished processing a block of data it will check
to see if the new DMA is completed and if so it will start
yet a new acquisition and commence processing the most
recent DMA transfer from the DAU.
During slow sample rates, i.e. less than 100KEz, the
IOP is theoretically capable of transferring out the new
data directly after it acquired it on a word by word basis
vice a block of words. This is referred to as the Toggle
Mode. In this mode data is available to the AP almost
immediately after the A/D conversion. For sample rates
above 700KHz the data will be transferred out in blocks,
i.e. Block Mode, after each block is acquired and stored in
buffer memory. The block transfers for high sample rates
will not affect AP throughput since the time between "pro-
cessing" modes is greater than the time between "start
32
acquisition" for those sample rates. NOTE: The user may-
select Block Mode at any sample rate independent of speed.
C. ADDITIONAL HARDWARE
1. Overview
The modifications outlined in this report consist
essentially of multiplexing AP/IOP-16 data and address lines
with 7/32 data and address lines and providing additional
control hardware.
Initially, it should be noted that at the backplane
of the DAU the 7/32 lines now enter at connectors one (1)
and three (3) vice two (2) and three (3) as in / 2_/. Con-
nector (1) replaces connector (2) essentially line for line,
the reason connector (1) was used was to avoid changing the
wire wrap lines on the DAU bottom plane.
Essentially two new boards were added to the DAU and
controls were changed on several other boards. These
changes will be presented sequentially.
2
.
Data and Control Lines
DAU Board three (3) , Figure 11, consists of multi-
plexed data and control lines from the AP/IOP-16 and INTER-
DATA 7/32. As explained in section III the IOP-16 data
lines (16 each) enter IC's 5 through 12 which are 8640 line
receivers. Note that each line enters two 8640 gates so as
to invert it (see Figure 12) . Within the concept of bi-di-
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enable or disable the 8640 receiver appropriately. However,
since the DAU "receives" data and addresses on these lines,
"B" is wired to ground for simplicity. Should the DAU send
data to the AP via these data lines, receiving the data
here as it is sent has no effect. Each line must be inver-
ted to be compatible with the 7/32 data lines that pre-
viously entered DAU board ten (10) , Figure 10. Note that
as the data lines enter board ten (10) they are buffered by
7404 hex inverters. Thus to be compatible the IOP-16 data
must be inverted prior to the 7404 hex converters on board
ten (10) . As the IOP-16 data lines leave the 8640 line
receivers they enter IC's (1) through (4) which are 74157
QUAD one of two Data Selectors. The 7/32 data lines from
backplane connector (1) also enter IC's (1) through (4).
Here a selection is made as to whether the AP or 7/32 will
supply data to the DAU internal registers. The selection
method will be discussed later. The output of IC's (1)
through (4) will be referred to as Master Data Out lines,
MDOT00-MDOT15 (most significant, MSB) . These MDOT00 through
MD0T15 lines now enter board ten (10) as shown in Figure 10.
To conform with INTERDATA 7/32 convention, MD0T15 (MSB)
becomes MDOT00 (MSB) on board ten (10)
.
Originally COT lines from the 7/32 were used to
address the DAU internal registers. These COT lines now
enter board three (3) at IC-13 at 74157 Quad one of two Data
Selector. The AP must also supply four "COT" lines. It
35
does so in the form of address lines 12 through 15 (MSB)
.
The AP/IOP-16 address lines enter through IC ' s (14) and (15)
8640 line receivers. Note as with the data lines, each line
enters two 8640 gates so it is inverted to be compatible
with logic on board eight (8) , Figure 9. The 7/32 COT lines
or AP address lines 12-15 are selected by IC-13. The selec-
tion logic will be discussed later. Note as the lines
leave IC-13 they are Master Command Out lines (MCOT) . Also
note on board three (3) MCOT-3 (MSB) is MCOT 040 (MSB) on
board eight (8) to conform with INTERDATA 7/3 2 convention.
There is a light (L. ) on board three (3) to indicate
whether the 7/32 (on) or AP (off) is controlling the MDOT
and MCOT lines respectively.
3 . Control Signals and Address Lines
DAU Board (15) contains a majority of the remaining
modifications. Originally the internal buffer memories were
addressed by the internal Address Register (3) on board ten
(10) . Those internal DAU Address lines now come to board
(15) to multiplex with AP/IOP-16 address lines. The AP
Address lines APA00 through APAll enter board (15) through
8640 line receivers, IC's 1 through 6. Note again each line
runs through two 8640 gates for an inversion (see Figure 12)
.
This results in the lines being compatible with the DAU
address lines and the address line drivers on DAU board 12-1,
see Figure 13. The AP address lines and DAU address lines





TYPICAL COMBINATIONAL LOGIC FOR AP DATA













The line then selected addresses the buffer memories through
the line drivers on board (12-1) . The select line logic will
be discussed later.
Probably the most important IC in these new modifi-
cations is IC-24, a 74154 one of sixteen data selector. This
IC is the Master Controller, i.e. it selects which device of
the AP and 7/32 will control the data lines, address lines,
and control lines. Note that its five inputs are COT lines
040-070 and DAG0 from the 7/32. These are the same COT
lines that are multiplexed with AP address lines on board
three (3), however, these COT lines are not associated with
MCOT lines. They are only used to address one of two loca-
tions on IC-24, i.e. outputs 6 or 7 (HEX 0110 or 0111). Due
to an initial design deficiency the COT lines were not
buffered by HEX inverters 7404' s prior to entering IC-24
as required of 7/32 lines. Hence in reality output lines
9 and 8 (HEX 1001 and HEX 1000) are used. These perform
the same function as if the COT lines had been inverted
prior to IC-24. If output (6) is selected by the COT lines,
it puts a direct clear signal on IC-23, a D- flip-flop.
IC-23 is the Select flip-flop, see Figure 14. It selects
either the AP or 7/32 for control. If output (6) is selected
the direct clear puts a logic at Q, pin 9. Pin 9 of
IC-23 then goes to switch 2, a 4 pole double-throw switch.
Switch one (1) and Switch two (2) were installed on board

























POSITIONS OF CONTROL SWITCHES
1 AND 2 ON DAU BOARD 15
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modifications were under static test of AP control (see
Figure 15) . This feature allows students to exercise the
DAU as discussed in references / 2_/ and /~~3 / and enables
testing of the AP controls if the switch is toggled. One
output of switch S~ goes to pinout 15-2-31 and to light L.
.
If in normal operation this output is from pin 9 of IC-23.
If in 7/32 only guaranteed, the input to pinout 15-2-31 and
light L. is hardwired to ground. Note this lights L. in-
dicating 7/32 operational control. Pin 8 of IC-23 also goes
to one of the poles of S
?
. In the normal mode it outputs
to L, . If in the 7/32 only guaranteed mode, the output to
L, is hardwired to (+5) guaranteeing L, will be off since
L. would be on indicating 7/32 control.
Should address 7 (HEX 0111) be selected by the COT
lines of IC-24 a clock pulse goes into pin 11 of IC-23 the
Select flip-flop. This clocks a logic (1) through to pin 9.
So if S~ is in the normal mode, a logic 1 (+5) at pin 9 turns
off L.. A logic 1 (+5) at pin 9 means a logic (0) (ground)
at pin 8. With S~ in normal mode this turns on L. indica-
ting the AP has control. Thus it can be seen that pinout
15-2-31 (see Figure 14) indicates which device has control.
This line connects to pinout 3-2-3 on board (3) to put the
MDOT and MCOT selectors under 7/32 or AP control as alluded
to earlier.
Two of the most important signals used in the origi-
nal DAU configuration were DAG0, Data Available Gated (active
42
low) as mentioned in /~"l_7 and /
_
2_/. DAG0 from the 7/32
was used to setup the acquisition mode and DRG0 to read out
acquired data. The only signal available with similar char-
acteristics from the AP/IOP-16 is BUSMASTER (BUSM) . Since
the AP/IOP-16 has only one signal available, to be compa-
tible with previous DAU operations it had to be capable of
creating signals similar in characteristic to DAG0 and DRG0.
This imitation of DAG0 and DRG0 originates at IC-20 on board
15, see Figure 14. IC-20 is a 74155, Dual one-of-four data
distributor.
BUSM enters at pin 1 and pin 15 and pin 1 of IC-20
as the data to be passed through the outputs to form signals
representing DAG0 and DRG0. BUSC and BUSM are used as
address inputs at pins 3 and 13 respectively. If BUSC is
high (+5) and BUSM is low (ground) BUSDAG0 is selected as
the output at pin 5 where it is an inverted form of BUSM.
If BUSC is low (ground) and BUSM is low (ground) BUSDRG0
is selected as the output at pin 7 where it is an inverted
form of BUSM. The desired truth table is shown in Figure 16
With respect to BUSC and BUSM, these signals are inside the
DAU after the line receivers and hence have the same logic
state as internal to the AP/120B prior to the line drivers.
NOTE: If BUSM is low (ground) BUSDAG0 and BUSDRG0 are al-
ways high (+5). For BUSC and BUSM in Figure 16, = ground
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Figure 16
TRUTH TABLE FOR BUSDAG0 AND BUSDRG0
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The original 7/32 signal that was used to setup the
DAU into an acquisition mode or to load diagnostic data was
DAG0 . This signal can be represented by the AP/IOP-16 BUSM
when it forms BUSDAG0. BUSDAG0 is the output of pin 5 of
IC-20. BUSDAG0 (pin 5 of IC-20) goes to pin 3 of IC-17, a
one shot multivibrator. As BUSDAG0 transitions high to low
(+5 to ground) it fires IC-17. This firing forms a negative
pulse at output Q, pin 1 of IC-17. This negative pulse goes
as BDAG0 to IC-19 where it "ANDS" with 7/32 DAG0 to form
MDAG0 (MASTER DAG0) . MDAG0 replaced 7/32 DAG0 internal to
the DAU. Note if 7/32 is active vice AP , MDAG0 is formed
by 7/32 DAG0; if AP is active vice 7/32, MDAG0 is formed by
BDAG0
.
The output pin 1 of IC-17 also goes as BUSYN(S) to
pin 13 of IC-10, the BUSYN flip-flop. The (S) is represen-
tative of "SETUP" mode. BUSYN (S) is a negative pulse that
puts a direct clear signal at IC-10. This direct clear puts
a "1" at pin 8 of IC-10, which sends an active low signal
BUSYN back to the AP . When the AP/IOP-16 receives this BUSYN
low, as discussed in section III, it removes BUSM, i.e.
brings BUSM to (+5) on tne bus. As BUSM is brought to (+5)
it is inverted by its receiver. This inversion puts a "0"
at pin 10 of IC-10 which direct sets the BUSYN flip-flop,
putting a "0" at Q, pin 8 of IC-10. This completes one
cycle of the SETUP mode and the DAU is ready for another
BUSDAG0 (BUSM) from the AP/IOP-16. Finally note that MDAG0
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at pinout 15-2-20 of board (15), Figure 15, goes to pinout
8-1-lb, Figure 9 f to setup the internal DAU registers.
MDAG0 is routed on board 8, Figure 9, to DAG0 (1), DAG0 (2),
DAG0 (3), etc., as appropriate.
BUSDRG0 is the other signal formed from BUSM at IC-20
pin 7, Figure 15. This signal is formed to be comparible
with 7/32 DAG0. BUSDRG0 leaves pin 7 of IC-20 and goes to
pin 3 of IC-15 and pin 3 of IC-16, the Block Mode and Toggle
Mode one shot multivibrators respectively.
4 . Block Mode Read
The Block Mode, as alluded to earlier, is used for
high sample rates (can be used for low also < 700 KHz) to
transfer data (read) to the AP from the DAU by "blocks"
after a block is acquired. The Toggle Mode is used for low
sample rates only to DMA transfer data to the AP on a word
by word basis as it is acquired. The Toggle Mode cannot be
used above 700 KHz, theoretically, because of timing required
in the DMA transfer compared with high speed conversion time
of the A/D converters. These two modes will be explained
separately.
Prior to commencing an acquisition mode, the user
must determine how the data is to be read, i.e. Block Mode or
Toggle Mode. These modes are selected at IC-23, the BM flip-
flop. During the SETUP mode just prior to acquisition, the
user sends out a DAG0(9) pulse or a DAG0(8) pulse from pin-
outs 8-1-34 or 8-1-36, Figure 9 respectively. If DAG0(9)
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is sent pin 3 of IC-23 clocks a "1" at pin 5, Q, the Block
Mode Point (BMP) . Note this output goes to switch S.. . When
in the 7/32 only guaranteed mode S, outputs a (+5) to L_ to
turn it off, L- is the Toggle Mode; S, outputs a (ground) to
L
?
to turn it on, L~ is the Block Mode light. The 7/32
"knows" only Block Mode and hence cannot use Toggle Mode
(BMP) . If S, is in the normal position, the AP/IOP-16 can
select either BMP or BMP by sending DAG0(9) or DAG0(8) res-
pectively. Note when BMP is a "1" BMP is a "0" . This will
be important in enabling and disabling IC-15 and IC-16.
In the Block Mode the AP/IOP-16 must wait to DMA
transfer a "block" of data until the block is fully acquired.
The signal that indicates completion of acquisition is WC0
at pinout 15-2-18, Figure 15. WC0 is a status signal from
board 8 pinout 8-2-9, Figure 9. WC0 is high (+5) during
acquisition and at completion goes low (ground) . This high
to low transition is inverted by IC-18 pins 1 and 2 on
board 15, Figure 15. This inversion forms a low to high
transition, WC0. WC0 is used to clock pin 3 of IC-10, the
WC0 flip-flop. Note prior to clocking IC-10 had been direct
cleared by the "AND" of DAG0(5) with BUSC at IC-19. This
"AND" creates an active low pulse at pin 3 of IC-19 to direct
clear IC-23 whenever DAGj?(5) is active or BUSC is low at pin
13 of IC-20. The purpose of this clearing is to insure a
"0" at Q, pin 5 of IC-23, prior to the end of an acquisition
block, i.e. before WC0 goes low. A review of reference (2)
47
indicates that DAG0(5) is the last signal in the SETUP mode,
appropriate for clearing IC-23 prior to reading. The impor-
tance of having a " 0" at Q pin 5 of IC-23 prior to WC0
clocking at pin 3 is to insure a "1" passes to Q, pin 5 after
clocking. When Q, pin 5 of IC-23, goes to a "1" state it
"ANDS" with BMP at IC-19. Note BMP was previously set to a
"1", if not, pin 6 of IC-19 would be disabled. With a "1"
at pin 5 of IC-19, pin 6 of IC-19 will follow the input at
pin 4 of IC-19. Thus when Q, pin 5 of IC-10, goes to a "1"
state it puts pin 6 of IC-19 to a "1" state and this fires
IC-15 for the first time and data is read. Note pin 5 of
IC-15 will stay in a "1" state until either BMP goes low or
WC0 flip-flop is direct cleared. Also, as Q at pin 5 of IC-
10 went high, a delayed high was placed on pin 4 of IC-15,
a condition required for the initial triggering. Again if
Q of WC0 flip-flop goes low, a delayed "0" will be placed
on pin 4 of IC-15 enabling pin 5 of IC-15 to initiate the
first trigger. Successive triggering is enabled by BUSDRG0
at pin 3 of IC-15. As IC-15 is fired, a negative pulse is
sent at pin 1 of IC-15 (BDRG0(B)) where (B) is associated
with Block Mode. Pin 1 of IC-15 goes to pin 10 of IC-12
where BDRG0(B) (also BUSYN(B)) "ANDS" with BDRG0(T) (also
BUSYN(T)). When BDRG0(B) is active, BDRG0(T) will always
be in a "1" state and vice versa. Thus the output, pin 8 of
IC-12 follows the active input. Pin 8 of IC-12 goes to pin
4 of IC-12 where it "ANDS" with 7/32 DRG0 to form MDRG0.
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MDRG0 follows the active input, i.e. if 7/32 is active,
BDRG0(B) and BDRG0(T) are "1"; if AP is active, 7/32 DRG0
is a "1". Pin 8 of IC-12 is also inverted at pins 5 and 6
of IC-11 to form a signal BUSYN(A). BUSYN(A) is a clock
signal to clock a "1" to Q, pin 8 of IC-10. This "1" goes
to the AP as BUSYN and remains a "1" until the AP brings
BUSM to (+5) which is inverted at its receiver to direct
set pin 10 of IC-10 removing BUSYN in the "handshake" pro-
cess and ready the AP and DAU for another cycle.
5 . Toggle Mode Read
The Toggle Mode design is considerably more complex
than the Block Mode. As in the Block Mode, selection of
Toggle Mode must be made prior to commencement of an acqui-
sition scheme. With the AP in control, a DAG0(8) is sent
out just prior to the DAG0(5) that starts acquisition.
DAG0(8) comes from board eight (8) onto board (15) at pinout
15-2-27, where active low pulse proceeds to apply a direct
clear signal at pin 1 of IC-23. This direct clear puts a
"0" at Q, pin 5 of IC-23 and a "1" at Q, pin 6 of IC-23.
The "0" at Q and "1" at Q turns on the Toggle Mode light,
L^, and turns off the Block Mode light, L,, respectively
(Figure 15) . Note again, if hardwired to 7/32 only operation
at S, the Toggle Mode light is off and Block Mode on.
In the Toggle Mode, the design was for use under
700KHz since the DAU could acquire and not theoretically af-
fect AP processing at this rate and slower rates.
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The last signal sent to set up the DAU to acquire
data is DAG0(5). As seen on board 8, Figure 9, this signal
sets the internal control register of the DAU, to acquire
data. Now as the DAU acquires a word of data and stores it
in Buffer Memory/ in the Toggle Mode, the AP will read out
that same word prior to the next word acquisition. Thus
the AP and DAU "toggle" between an acquisition and a read
versus acquiring a "block" and reading a "block". As men-
tioned earlier (Section III) the DMA timeout can be adjusted
to suit the user's needs.
The theory behind the Toggle Mode design is that the
AP/IOP will set up the DAU using BUSDAG0 signals and after
DAG0(5) is generated the AP/IOP will immediately send out a
BUSDRG0 signal waiting to read the first acquired word. As
BUSDRG0 goes to a low level, it puts a "0" on pin 3 of IC-16,
the Toggle Mode one shot multivibrator. Note for the one
shot, IC-16, to fire in this configuration, pin 4 must also
be low, a "0", and pin 5 must be brought from ground ("0")
to positive (+5) . A "0" is put at pin 4 by the Toggle Mode
flip-flop, IC-14. As a word is acquired, the write timer
IC-12 on board 16 fires, putting a positive pulse at Q, pin
6 of IC-12 board 16, and a negative pulse at Q, pin 1 of
IC-12 board 16 (see Figure 17) . This negative pulse enters
board 15 at pinout 15-2-22 and goes to three different IC
gates, i.e. IC-12, IC-13, IC-14. At IC-14 Q of the Write
Timer is a negative pulse that is used to direct clear, i.e.
5J0
put a "0" at Q pin 9 of IC-14. This effectively puts a "0"
at pin 4 of IC-16 board 15.
The Toggle Mode one-shot , IC-16, is now set up for a
trigger. With pin 3 low and pin 4 low, a ground to positive
transition at pin 5 will fire IC-16. This ground to positive
transition is enabled by the signal SSYNCB0(1) /~2_/.
SSYNCB0(1) is a negative pulse that enters board 15 at pin-
out 15-2-17. The trailing edge of the pulse clocks IC-14 at
pin 3 and the high to low to high transition brings the out-
put pin 11 of IC-19 from high to low to high. This latter
transition fires the Toggle Mode one-shot. Conveniently,
SSYNCB0(1) also clocks pin 11 of IC-14 which puts a "1" at Q,
pin 9 of IC-14 and effectively at pin 4 of IC-16 to put it
in the proper state for the next triggering. Note the pro-
pagation delay through IC-14 is sufficiently greater than
that through IC-19 to allow the initial firing above.
Since DAU loads its buffer memory in parallel, but
the AP/IOP is capable of reading only one channel of data at
a time /""1_7 and /~"2_7, the Toggle Mode design must insure
there are two read (BDRG0) pulses before the next acquisition
write pulse. Note from the above discussion the SSYNCHB0(1)
pulse has created a "1" at pins 4 and 5 of IC-16. Thus to
obtain a pulse at Q, pin 1 of IC-16, there must be a positive
to ground transition at pin 3 of IC-16. This positive to
ground transition results from the BUSDRG signal. Note that





























the AP/IOP in a similar fashion to that of BDRG0(B) in the
block mode.
There are two more important points to discuss before
leaving the Toggle Mode design: 1) How to obtain two and
only two read pulses from the AP/IOP between word acquisi-
tions; 2) How to avoid a read pulse at an inappropriate
time
.
The user will always want at least two read pulses
after a word acquisition, so the real problem is to insure
not more than two read pulses occur after a word acquisition.
This problem is handled by the limit flip-flop, IC-14. From
/ 1_/ and / 2_/ and analysis of DAU board 16, Figure 17, it
is seen that two read pulses, i.e. MDRG0, create one SSYNCB0
pulse. A SSYNCB0 pulse is also created upon word acquisition.
The SSYNCB0 pulse comes on to board 15 at pin out 15-2-10
and goes to pin 3 of IC-25. This SSYNCB0 signal is divided
by two at Q, pin 5 of IC-25. Thus every other SSYNCB0
creates a level change at Q, pin 5 of IC-25. To insure IC-
25 starts in the proper state it is preset by a DAG0(5)
pulse at pin 4 of IC-25. The ground to positive level
change created by IC-25 is used to clock pin 3 of IC-14,
the LIMIT flip-flop. This clocking puts a "1" at Q, pin 5
of IC-14. Note previously Q, pin 5 of IC-14, was at a "0"
being direct cleared by the DAG0(5) pulse or the pulse from
Q of the WRITE TIMER, IC-12 on board 16. Thus Q, pin 5 of
IC-14, was in a "0" state while the two read pulses were
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active. When pin 3 of IC-14 is clocked a "1" is put at Q,
pin 5. This "1" "ORS" with the signal from the Toggle Mode
one shot at IC-13. Since pin 5 of IC-13 is a "1", the user
is guaranteed a "1" at pin 6 of IC-13. This insures a "1"
at pin 9 of IC-12 (note pin 10 of IC-12 is a "1" because
Block Mode is not is use) . Thus no more MDRG0 pulses can
be created and the user has only two read pulses for each
word acquisition.
The second problem was to avoid a read pulse at an
inappropriate time. In the Toggle Mode the only appropriate
time to read a word is immediately after the word has been
written into memory. This time occurs immediately after the
write enable pulse (WE) on IC-13 board 16 Figure 17. From
/ 1_7 and /~2_7 it should be noted that a WE pulse also
occurs after every second read pulse (DRG0B2) . It is speci-
fically this WE pulse that must be disabled so as not to
affect the Toggle Mode. This WE pulse is eliminated as
follows. The WE pulse is disabled through pinout 15-2-9 by
many possible signals through IC-13 as can be seen on board
15 Figure 15. One input to IC-13 at pin 12 is a signal
through S
2
from pin 3 of IC-12. When BMP is a "1" pin 3 of
IC-12 follows the input at pin 1. The input at pin 1 to
IC-12 is pin 8, Q, from IC-25. IC-25 is clocked at pin 11
by a delayed version of DRG0B2 . Thus while pin 8 of IC-25,
Q, is in a "1" state, the disable WE line at pinout 15-2-9
is high and the buffer memories cannot be written. Q, pin I
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of IC-2 5, stays in a "1" state until clocked by the delayed
version of DRG0B2, so the WE pulse is eliminated. Note that
Q, pin 8 of IC-25, was put in a "1" state by the signal Q of
the write times. It was this signal that originally wrote
good data into memory during acquisition.
Another signal of interest in the Toggle Mode occurs
at pinout 15-2-13. Again, from /~~1_/ and / 2_/, it is the
SSYNCB(2) signal on board 8 that updates the DAU word count
and address registers. This updating must be eliminated
until after the acquired word has been read. In the Block
Mode these registers are updated after each word acquisition
so data is stored in appropriate addresses and the word
count is decremented. However, in the Toggle Mode if the
address and word count are updated prior to the read cycle,
undesireable data will be read. The word count and address
registers are disabled via pinout 15-2-13. This connection
goes onto board 8 at pinout 8-2-11, to two NAND gates, 7438
drivers. The word count and address registers are enabled
if output pins 3 and 6 of IC-10 are in a "j2f" state. For
this to occur inputs 1, 2, 4 and 5 must all be in a "1" state.
Note that in the "7/32 only mode", S.. hardwires 8-2-11 and
hence inputs 1 and 4 to a 1. In the "normal" mode, S, allows
the output pin 3 of IC-26 to pass to pinout 8-2-11. The out-
put, pin 3 of IC-26 is fed by inputs 1 and 2, BMP and Q, pin
9 of IC-25 respectively. In the Toggle Mode, BMP is a "0"
thus pin 3 of IC-2 6 fo-lows pin 1 input. So when Q, pin 9
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of IC-25 is a "0" SSYNCB(2) cannot update the word count
and address registers. This output Q, pin 9 of IC-25 is a
"0" when cleared by Q of the WRITE TIMER, IC-12 on board
16. Thus immediately after a word is written into buffer
memory/ the address and word count cannot change until the
word is read out, i.e. after the second read DRG0B(2) pulse.
This is important because now the AP/IOP need not generate
address to read data from buffer memory, it need merely
follow the address the DAU writes.
For the convenience of monitoring signals and status
there are five test points and five lights on board 15. The
test points monitor the following signals: T, > BUSM,
T
2
-» BUSYN, T -> BUSC, T
4
* MDRG0 , T
5
+ MDAG0 . The lights
indicate status as follows: L. -* AP/IOP in control, L- •*
Block Mode, L^ * Toggle Mode, L. -* 7/32 in control, L- +
7/32 (on) or AP/IOP (off) addressing buffer memory. On board
3, L, , indicates which device controls the data lines, i.e.
7/32 (on) or AP/IOP (off) (see Table 3).
The control (BUSC, BUSM, BUSYN) signals enter the
DAU on board 12-2 in a configuration the same as Figure 18.
BUSM and BUSYN transit the usual driver/receiver logic com-
patible with interface design. BUSC must drive many more
gates. To increase its fanout, BUSC was sent separately
to various locations as shown in Figure 18. The BUSC lines
are also driven by standard drivers as shown in Figure 18.
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TABLE III














L, * ON + AP IN CONTROL
L
2
* ON * BLOCK MODE
L
3
-> ON -> TOGGLE MODE
L
4
+ ON -» 7/32 IN CONTROL
L _ -* ON -» 7/32 ADDRESSING BUFFER MEMORY
L
5
* OFF -> AP ADDRESSING BUFFER MEMORY
NOTE: L.. and L, cannot be on simultaneously



















Figures 19 and 20 show the Block Mode and Toggle
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V. FLOATING POINT SYSTEMS AP-120B (AP) SIMULATOR
A. INTRODUCTION
As with any device designed to operate at computer
speeds, action takes place in the DAU/IOP interface at
speeds which make direct observations nearly impossible. To
initially test and design, it is desirable to make essen-
tially "static" tests at speeds observable to the human
eye- To this end, and to simulate AP control of the DAU
the AP simulator was constructed. When connected to the
DAU in place of the AP the simulator effectively represents
the AP.
B. AP SIMULATOR OPERATION
The AP Simulator circuit shown in Figure 21 consists of
control signals, bidirectional data lines, and address lines
to represent the AP . The control signal BUSC is represented
by a single pole double throw switch. One side of the
switch is tied to +5 volts the other to ground. The output
goes to the data line IC's in the simulator, the BUSC light
and to the backplane for transfer to the DAU. The control
signal BUSM is represented by a 3 pole double throw switch.
Two poles go to debounce Logic as shown in Figure 21. The
third pole goes to the BUSM light. The output of the de-
bounce logic goes to the DAU via the ribbon cable. The
control signal BUSYN is represented by a light, there is no

































































control the DAU will always be sending back BUSYN. The data
lines are represented by single pole double throw switches
and 7 400 Nand gates. One side of the switch is ties to +5
volts and the other is tied to ground. The output of the
data switch is one input to a 7 400 nand gate; the other in-
put is a line from BUSC. The output of the nand gate goes to
the respective data line at the backplane and the respective
light on the front panel. The lights (LED's) have internal
current limiting resistors. Note when BUSC switch is up a +5
is applied to one input of each nand gate. Thus the output
will follow the other input, i.e. the data line. Note the
output in this case can source approximately 400 microamperes.
When BUSC switch is down one input to each gate is at ground,
meaning the output will always be a Logical "1". In this
case the output can sink 16 miliamperes. The result is a re-
presentation of bidirectional data lines, direction dependent
on BUSC. The address lines are represented by single pole
double throw switches. One input is tied to +5 the other is
ties to ground. The output goes directly to the back plane
of the simulator. All these lines are summarized in Table IV.
C. USE OF AP SIMULATOR
The AP Simulator can be used independent of or in con-
junction with the DAU Tester /~~2_7 to control the DAU. If
control is passed to the AP Simulator (see Section IV-C) then
it can set up the DAU to acquire data and ultimately read




BUSC - Controls Flow of Data
HI (Light On) at Simulator » Send Mode BUSC
will be HI in DAU
LO (Light Off) at Simulator
BUSC will be LO in DAU
Receive Mode
II. BUSM - HI (Light On) at Simulator > Transition t +
Transition t in DAU Signal Active HI to DAU
III. BUSYN - HI (Light On) at Simulator > Transition 4- in
DAU Signal Active HI in DAU
IV. DATA LINES - HI (Light On) + 1 Sent or Received
LO (Light Off) » Sent or Received
V. ADDRESS LINES - OP + + 1 Sent to DAU Register
DN + -*• Sent to DAU Register
NOTE: (1) AP-120B Address Line is Always LO







SWITCH LIGHT CABLE RCVR IN DAU
UP ON LO HI
DN OFF HI LO
UP ON LO HI
DN OFF HI LO
N/A ON LO HI
OFF HI LO
UP ON LO HI
DN OFF HI LO
UP N/A LO HI
DN HI LO
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For example, to set up the registers in the DAU use
address lines 12-15 to address the appropriate DAU regis-
ters, i.e. range register #1 is addressed by putting line
12 high (HEX 1) . Frequency register #2 is addressed by
putting address line 13 high (HEX 2) . Word count #3 is
addressed by putting address lines 12 and 13 high (HEX 3)
.
Word count data is passed over the 16 data lines in conjunc-
tion with addressing register 3. Address register #4 in the
DAU is addressed by setting AP address line 14 high (HEX 4)
.
Simultaneously the starting address is loaded from the data
lines. The control register, #5, is addressed by setting
AP address lines 14 and 12 high (HEX 5) . Simultaneously the
control function is set by appropriate data on the data
lines, i.e. high speed analog to digital conversion, low
speed analog to digital conversion, diagnostic write, etc.
Note also the AP simulator uses a block mode and toggle mode
with respect to reading (see Section IV-C) . These mode are
set by putting AP address lines 15 and 12 (HEX 9) or 15
along (HEX 8) high respectively. In all cases the appropri-
ate register is addressed and data strobed into the DAU by
first addressing the register, setting the data, put BUSC
switch up (send mode) and enabling BUSM (bring switch down)
Note that the data is latched into the DAU at the proper
register when the BUSYN light goes on at the AP Simulator
panel. To remove the BUSYN light, bring the BUSM switch up
again. This process is continued until the appropriate re-
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gisters are loaded with the desired data.
The AP simulator can be used with the DAU tester to
statically check an acquisition of data and a block mode
read as follows. Initially use the DAU Tester. Set the
DAU word count register to 0008 HEX. This implies we will
load in eight words (note one word goes into Channel I and
Channel II by pushing the DAG0 switch twice) . Set the
DAU address register to 0000 HEX. Set the DAU control
register to 7/32 WR 0008 HEX and the DAU is set up to re-
ceive diagnostic data. Now load the eight desired words
by appropriately selecting the data lines. As the word
count register counts down and hits 0000, a signal is set
to transfer control of the buffer memory address lines from
the DAU tester to the AP simulator. This can be noted by
observing light (5) on DAU Board #15, it should be on when
the 7/32 is addressing buffer memory and off when the AP is
addressing buffer memory. The word count equals zero status
can also be observed by monitoring the status in line (7).
When control of the buffer memory address lines switches
from 7/32 to the AP the data previously written in can be
read out as follows. Set the BUSC switch down for receive
mode. Next set the desired location in memory to read with
the address lines. In this example start at 0000 and work
to address 0008 using address lines through 11. The data
read will show on the data lines and should correspond to
what was loaded by the DAU tester. To read a word from
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channel one drive the BUSM switch down, the data will then
appear and the BUSYN light should come on. Repeat without
changing address to read from channel two. This process is
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Programming the AP-120B in Array Processor Assembly
Language (APAL) is discussed in references / 4_7 - /~~7 /.
In particular references /""4_/ and / 5_7, offer examples of
programming techniques. The programmer inexperienced in
assembly language will find a great deal of time required
to diagnose and understand these manuals. References /
—
6 7
and / 1_/ list the language commands used by the AP-120B
assembler. However, few examples are noted and again the
uniniated programmer will find initial efforts very cumber-
some but not impossible.
A sample program that can be used to set up the DAU in
an acquisition mode is listed in Appendix A.
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VII. CONCLUSION
The interface between the Data Acquisition Unit and the
AP-120B Array Processor has been designed and constructed
for digital control. The interface has passed static testing
satisfactorily. The interface has demonstrated the ability
to command the DAU to acquire data under software program
control. Implementation of this interface will enable fur-
ther increases in efficiency in digital spectrum analysis








C PROGRAM TO TEST AP/IOP DATA XFER TO DAU
C
C INTEGER WC2V,APMA2V,HMA2V,CLT2V
INTEGER*2 IVAL, IREG, DAUTO
C
C
C SET UP DAU FOR AP CONTROL
C
C
WRITE (6, 6 00)
600 FORMAT (/, 'INPUT D; INPUT REG NR; 6=7/32, 7=AP,
FORMAT (II, IX, II) *
)
READ (5,500) IVAL, IREG
500 FORMAT (II, IX, II)













602 FORMAT (/, 'INPUT DATA TO SETUP DAU INTERNAL REG (Z4)*)
READ (5,501) DAUTO
501 FORMAT(Z4)








603 FORMAT (/, 'INPUT DATA TO SETUP IOP XFER, (4(Z4,1X)')
READ (5, 502) WC2V, APMA2V,HMA2V,CTL2V
502 FORMAT (4 (z4,lX)

























"SET WC2 TO 0001
"POINT TO APMA2 REGISTER










"SET APMA2 TO DESIRED LOCA-
TION
"POINT TO HMA2 REGISTER
"SET HMA2 TO DESIRED LOCA-
TION
"POINT TO CTL2 REGISTER
"SET CTL2 TO DMA WRITE
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APPENDIX B
DAU CIRCUIT BOARD SCHEMATICS
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FROM FUNCTION TO FROM FUNCTION TO
AC1 BUSD 00 B-4-6 BH2 BUSA 00 B-4-57
AD2 BUSD pri B-4-7 BH1 BUSA 01 B-4-58
AD1 BUSD 02 B-4-8 BJ2 BUSA 02 B-4-59
AE2 BUSD 03 B-4-9 BJ1 BUSA 03 B-4-60
AE1 BUSD 04 B-4-10 BK2 BUSA 04 B-4-61
AF2 BUSD 05 B-4-11 BK1 BUSA 05 B-4-62
AF1 BUSD 06 B-4-12 BL2 BUSA 06 B-4-63
AH2 BUSD 07 B-4-13 BL1 BUSA 07 B-4-64
AH1 BUSD 08 B-4-14 BM2 BUSA 08 B-4-65
AJ2 BUSD 09 B-4-15 BM1 BUSA 09 B-4-66
AJ1 BUSD 10 B-4-16 BN2 BUSA 10 B-4-67
AK2 BUSD 11 B-4-17 BN1 BUSA 11 B-4-68
AK1 BUSD 12 B-4-18 BP2 BUSA 12 B-4-69
AL2 BUSD 13 B-4-19 BPl BUSA 13 B-4-70
AL1 BUSD 14 B-4-20 BR2 BUSA 14 B-4-71
AM2 BUSD 15 B-4-21 BR1 BUSA 15 B-4-72
BS2 BUSA 16 B-4-73






FROM FUNCTION TC) FROM FUNCTION TO
2 + 5 +5 1 GND G
4 + 5 + 5 3 GND G
6 DATA IN DSW 5 DATA OUT 1 L-l, B-7
8 DATA IN 1 DSW 1 7 DATA OUT L-0, B-6
10 DATA IN 2 DSW 2 9 DATA OUT 2 L-2, B-8
12 DATA IN 3 DSW 3 11 DATA OUT 3 L-3, B-9
14 DATA IN 4 DSW 4 13 DATA OUT 5 L-5, B-ll
16 DATA IN 5 DSW 5 15 DATA OUT 4 L-4, B-10
18 DATA IN 6 DSW 6 17 DATA OUT 6 L-6, B-12
20 DATA IN 7 DSW 7 19 DATA OUT 7 L-7, B-13
22 DATA IN 8 DSW 8 21 DATA OUT 8 L-8, B-14
24 DATA IN 9 DSW 9 23 DATA OUT 9 L-9, B-15
26 DATA IN 10 DSW 10 25 DATA OUT 11 L-ll , B-17
28 DATA IN 11 DSW 11 27 DATA OUT 10 L-10 r B-16
30 DATA IN 12 DSW 12 29 DATA OUT 12 L-12 , B-18
32 DATA IN 13 DSW 13 31 DATA OUT 13 L-13
, B-19
34 DATA IN 14 DSW 14 33 DATA OUT 15 L-15 , B-21
36 DATA IN 15 DSW 15 35 DATA OUT 14 L-14
,
B-20






BUSM 39 BUSM OUT L-BUSM, 80
42 + 5 +5 41 GND G
44 + 5 +5 43 GND G



































































(L & SW) BUSC
PIN 39
(L) BUSYN
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